Abstract --This paper proposes the development of Universal Verification Component implementation using Universal Verification Methodology (UVM) with the novel and generic application of register access method inside Device under Verification (DUV). This paper uses AHB Advanced High-performance Bus (AHB) Protocol design model as a case study to prove the testbench solutions that delineates the implemented results. Universal verification component is the reusable environment in a testbench. This environment manages to verify the AHB protocol with suggestive conclusions. Register abstraction layer (RAL) assures the implementation of registers verification in the DUV leading to advanced verification technology. RAL is associated with the environment by a surplus of Register Block, Register adapter and Predictor with a specific sequence to drive register block to access registers inside DUV. Test cases with individual registers make the process convenient for debugging. Universal Verification Methodology is a methodology used for functional verification of Designs using System Verilog which is derived from some standard System Verilog libraries. UVM association with AHB protocol makes the framework compatible with automatic test generation, self-checking mechanism, performance-memory profiling, simulation-timing analysis, register assessment and coverage-driven Verification.
I. INTRODUCTION
UVM is considered as the most accepted methodology for verification of complex VLSI designs. UVM is evolved from Open Verification Methodology (OVM), which has the feature of environment reuse. UVM carries out the automation mechanism to System Verilog such as random stimulus generation along with data & address automation features like write, read, copy, and compare [2] . Unlike other HDL languages, UVM is an Accellera standard and has multiple tool support. UVM follows a certain set of rules and instruction during verification. This paper considers AHB (Advanced High-performance Bus) design as a case study for verification of results. DUV AHB is a high-performance synthesizable bus protocol supporting multiple bus masters with the high-Bandwidth operating facility. The main component types of an AHB are Master, Slave, Decoder, and Multiplexer. Here in UVC development testbench will act as Master and AHB DUV will act as Slave. UVM register model smoothens the verification for programmable hardware. Effective use of this nourishes the stimulus abstraction to directly reuse stimulus code when DUV register address map changes or reuse of DUV like a subcomponent. This paper proposes a testbench which can work in two ways for RAL, frontdoor, and backdoor [1] . Frontdoor is slow but accurate while backdoor works in zero simulation time but has some constraints. The register model is actualized by utilizing five fundamental building blocksThe register field, the register, the memory, the registered piece, and the register map. The register field models an accumulation of bits that are connected with a capacity of a register. A field will have a width and a bit with a counterbalance position inside the register. A field can have distinctive access modes, for example, read/write, read only or write only. A register contains one or more fields. A register compares to an equipment block and contains one or more registers. A register piece additionally contains one or more enroll maps. Access to these registers is done by two approaches front door and back door. Our contribution in this paper proposes a novel generic approach to build an environment for verification of VLSI designs which results in the features like performance gain, productivity enhancement, faster execution, memory leakage detection and register access. RAL implementation in UVM testbench leads to the reduction in time to access read-write operations on specific register default addresses inside DUV. The paper also illustrates the transaction level modeling (TLM) for analysis ports and export ports in the environment for transaction level communication between components and interface in all test cases. The paper accomplished the following objectives. follow-ups while reg to bus and bus to reg conversion during its transition passing from register sequence to Sequencer of Agent. 6) To ensure the workability of included registers in utility aspect illustrated by complete functional coverage of Register Block. 7) Performance-memory monitoring through the environment to encounter memory leaks in design.
II. THE ARCHITECTURE OF UVM ENVIRONMENT WITH REGISTER ABSTRACTION ACCESS

A. UVM Testbench and Environment
A UVM test bench comprises a reusable environment which is made for verification aspects are also called of Universal Verification Component (UVC) [3] . This UVC consists of all components like Agents, Sequencer, Monitor, Driver, Register Block, Adapter, Predictor, etc. required for verification of the device under verification, UVM components, and UVM environment are the three main building blocks of a test bench in UVM based verification [4] . The architecture of UVM test bench with RAL implementation is shown in Figure 1 .
B. Register Block
A Register Block comprises Register database with the specification of all registers including build and Configuration scenarios for each. Register adapter is also a part of register block; its main work is to convert transactions from register to bus and bus to register as shown in Figure 1 . Listing 1 depicts the logical conversion of this in the form of functions. Register Block mirrors the hardware content in the software address space [5] . The contents of register model are updated based on the initialized register access to create an auto prediction scenario using predictor. 
C. Integration of Register Model
Integration of Register Model includes the construction and relevant placement of its handle to configuration objects with suitable adaption layer. The register model is retrieved from the test, and its handle should be passed in hierarchy taking care of sequence via configuration objects.
-1. Adaption Layer Implementation: Adaption layer implementation is done in two steps, the first step is to implement stimulus layering with a particular sequence and the second step is to update the values based on analysis of the register model with the help of predictor component. Mapping is used by the adapter to translate bus sequence items which are sent to target sequencer. The mapping contains the register address maps, adapter handle, and the target sequencer.
-2. Register Sequence Adaption Layer: This layer is connected in connect phase of the environment after build phase where all components are already built. In the connect phase of the environment, the AHB map from the register block is layered onto the AHB agent sequencer using the reg2ahb_adapter_h handle of adapter class in AHB_map object using the set_sequencer( ) method as depicted in Listing 2. of Adapter along with mapping on AHB_map inside register Block [5] . Mirror value is updated to hardware value by predictor at the end of bus read cycle. The predictor looks up on the register by address then calls predict( ) method.
Listing 2. Register Block -4. Register front door and back door Sequence: Register sequence of write and read for front door register access, peek and poke for backdoor register access are shown in Figure 3 . Backdoor sequence executes in zero simulation time though the sequence is directly sent to DUV. The operations will execute on the default value of addresses specified for every register as shown in Listing 3. To make backdoor access to the DUV, the register model uses HDL path which is utilized by test system runtime database access routines to peek and poke hardware signals for a specific register. The register model update is done after every backdoor cycle by calling predict( ) method to update the mirror value of register under access. No further coordination with the testbench structure is required. 
E. Functional Coverage of Register Model
A Register Model consists of many covergroups. These cover groups exert a serious impact on the performance of simulation [6] . A register model accumulates those covergroups which are the active part of the system and needs to be functionally covered. Coverage is generated by the static method in the uvm_reg class. Complete functional coverage of registers, as well as DUV inputs, are computed by including covergroups for all. Covergroups for DUV input are defined in subscriber, and register covergroups are defined in the uvm_reg class. Sampling is done in respective blocks to rationally commutate the functional coverage [9] , [10] . An AHB bus slave reacts to transactions started by master environment inside the framework. The slave utilizes a HSELx flag from the decoder to decide when it ought to react to a transaction exchange. This paper at first plans of slave module DUV in which HSELx is given from the environment indicated by the address asked for by the master environment. Alternate signs required for the exchange, for example, address and control data is produced by the environment and is given to the AHB slave. The environment initiates a transfer with the address and control signals. Address and control signals provide information of address, direction, the width of the transfer, and clarifies the burst type for initialized transfer. HBURST indicates the transfer type -single, incrementing bursts without wrap at address boundaries, wrapping bursts with wrap at address boundaries. The write data bus moves data from the master environment to the slave, and the read data bus moves data from the slave to the master environment. Every transfer consists two phases: Address phase and data phase. Address phase is composed of one address and control cycle while data phase composes one or more cycles for the data as depicted in Figure 5 . A slave cannot request an extension of the address phase and therefore slave must be efficient of address sampling during this period. However, a slave can request the master to extend the data phase by signaling HREADY. When HREADY is LOW, it enables the insertion of wait states into the transfer and provides extra time to slave for data sampling. The slave uses HRESP to indicate the success or failure of a transfer [8] .
IV. RESULTS AND DISCUSSION
A. Performance-Memory profiling
Profiler for memory allocation provides executions at different instances along with memory allocation. It helps in speedily determining the allocated memory and the parts of design where there is a scope of performance improvement as shown in Listing 5 and Listing 6. If Allocated memory decreases after each cycle, then memory leakage might be a loophole in the testbench. The profiler has the potential to save hours of testing time. It has an indirect impact on productivity and performance [5] . The profiler can be used at all levels of simulations like Structural, Functional, Gate level and RTL.
The profiler generates a user-friendly interactive graphical overview of memory and CPU cycle usage as per instance execution flow. It exposes that part of Design under Verification, which is consuming extra resources like memory, CPU cycles. After the exposure of the whole scenario, it becomes very easy to debug the code which is responsible for extra resource consumption. The profiler supplies the adequate information for design and verification environment to proceed for improvements at first level within minutes. Performance-memory profiler may provide the following information in UVM:
The non-required objects in the UVM sensitivity list are resulting in an accountable increase in simulation time.
Listing 6. Performance profiling for the case study
The inefficiency in UVM code is accompanied by code coverage. Some Random processes working in non-random mode results in low efficiency. An active non-necessary test bench.
Using the above information of Performance profiling from Listing 6 one can use it for speed enhancement of simulation time. Here In (%) denotes the overall simulation time spend on that line whereas Under (%) denotes the total time spent on that line including all calls generated from that line. Performance profiling identifies that which part of the design in taking maximum time. Also, it guides the corrective measures to be taken in UVM code to justify the issues. The memory profiler yields the insight to all portions of design which are consuming more memory than necessary. If UVM code is allocating variable memory to a design part, then profiler can feature its memory in use.
B. Front door Register Access
Generation of multiple test cases for individual register for address and data read/write transaction access along with full test run gives the full coverage driven verification for DUV. It also uses reusable environment in support of register abstraction layer implementation in the environment to verify the DUV logics with registers.
Considering, Figure 6 for multiple Registers front door access write/read waveform, it can be illustrated that front door read-write operations have been performed on all four registers on their corresponding addresses through front door path using the proposed testbench architecture. HWDATA is the data to be written to the register's address. HRDATA is the data to be read from the address. HWRITE is read/write enable signal. AHB specifications are generalized to describe that HWRITE is 1 only when data arrives otherwise it is 0. Read and write verification of n_state, p_state, address and counter registers on their respective default addresses as 000000008, 000000004, 00000000 and 00000000c simultaneously is performed as depicted in Figure 6 . Single register write/read waveforms are shown in Figure 7 , 8, 9 and 10 on n_state, p_state, address and counter on their corresponding default address inside DUV to facilitate the single register verification. This test case is irrespective of doing complete register block aimed at saving time if needed by DUV specifications. The experiment is fundamentally based on accurate write and read on respective default addresses of registers according to DUV signals. 
C. Register Abstraction Access
A case study on AHB is done to prove the results in this paper. Some stipulations are made according to AHB design to perform registers cognition. HRESETn is an active low signal, it is input to almost all modules in AHB. HRESETn is typically made low for 16 clock cycles for start then it acquires logic 1. Transaction of random stimulus with multiple iterations starts generating when signal HSELx changes its value from 0 to 1 and HREADY equals to 1. Otherwise, Testbench remains in the idle state. HREADY low actualize the waiting state. HWDATA is master environment output write data; it comes with HWRITE value 1. HRDATA is output read data from a slave; it reads when HWRITE value is 0. HADDR is the address of register under access. The data write and read functions on a specifically mapped address. Figure 6 displays the multiple registers and Figure 7 , 8, 9 and 10 shows the single register abstraction which automatically takes care of design FSM to validate the stipulations of design. This paper implements the cognitive testbench in association with RAL. The master environment generates HBURST [2:0] to inform the system about the kind of burst -single transfer, fixed, incrementing (INCR) or wrapping burst. The performed logic is operationally governed by driver. Driver takes care of the DUV signal logics for the accurate derivation of waveforms according to the specifications of DUV in a generic sense. Code logic in driver varies depending on design. Code coverage of this experiment comes more than 97% with RAL. All the registers are traced and these mirror values are stored in a FIFO to generate a file for further records.
D. Functional Coverage and Backdoor Access
Functional coverage along with RAL adhesion expands it to wide range covering all inputs of AHB as well as registers to double verify the system. 100% coverage of all with collective measures indicates the full run of design in verification aspect. So the overall coverage is driven by cover groups in subscriber (for DUV inputs) and reg_coverage_block (for register coverage). Table I & Table  II shows the success of assertions attempted to ensure the self-checking at the system level. Backdoor access is using register block follows a direct path to DUV. Write is asymmetric, it takes different power consumption while writing 0 and 1 [7] . Energy utilized by design in more in write operation then read can be perceived from Table II by less number of hit bins in write WR than read RD in the design architecture. This is the reason it takes Register access to all register block in zero simulation time also needs a different test case "backdoor test." In backdoor access peek/poke commands are used instead of read/write, it is mandatory to compile it without UVM_NO_DPI for execution of the backdoor test. Below backdoor excess log file in Listing 7 shows the evidence of zero time backdoor access operation which write and read value 7 at all registers within zero simulation time.
Log file in Listing 8 displays the flow of environment steered test case topology. It depicts the uvm_resource objects and their corresponding pointer or handle value. This perceptual flow of handle values makes the verification convenient for identification of testbench flow. Irrespective of transitional flow Debugging and passing arguments becomes way easier by using proposed testbench architecture to avoid. It has an advantage of passing a pointer or handle throughout the testbench.
E. Performance Comparison with existing testbenches
UVM Testbench is significantly fast as compared to other existing conventional verification methodologies like System Verilog and System C based testbenches. Testbench can be created in any language like System Verilog, system C or UVM. When these conventional testbenches are compared over Novel UVM Testbench, some surprising outcomes drags attention. System C is of C++ class library and UVM adheres to system Verilog base class library. System Verilog excels through Verilog and C++ features. System Verilog shrinks the gap between system design and verification. Constraint random stimulus generation, Assertion based self-checking mechanism and coveragedriven verification dramatically improves the process of verification through system Verilog. System C works fine for modeling of complex systems. Synthesis and simulation needs some alteration in system C. UVM is rich in features as compared to system Verilog and system C. Phasing mechanism and easy debugging along with system Verilog base class library features, makes UVM first choice for industries. The Table III shows the comparison of UVM Testbench with conventional System Verilog and System C based testbenches. C.P.U timing and Simulation time are taken as comparison parameters.
Questasim 10.4b results in Table III clearly depicts the speedy verification through UVM in terms of C.P.U timing and Simulation time. For the same case study and number of iterations, UVM is 1.35 times faster than System verilog and 2.05 times quick than system C in terms of CPU time taken. Small Simulation time of UVM Testbench also indicates the quick verification as compared to other two conventional strategies. UVM excels 28.4% faster than System Verilog and 38% than system C. The motive behind the projection of UVM RAL approach in our verification environments is to advocate about the exploration of register model benefits in the verification methodology and to enlighten the benefits of UVM over other conventional verification methods. Dynamic Register adaption layer is a convenient way of successful verification of registers and inputs of DUV using two different approaches front door and backdoor according to requirements. Functional coverage of reg_block and AHB subscriber portrays the perfect picture of verification plans using different test cases. uvm _info and uvm_error are also used for the debugging process. These approaches along with self-checking assertions led the verification to another level with reusable environment providing the graphical analysis proof. Delay in write and read in front door is due to interface act which in backdoor no delay is encountered due to direct DUV signal access, it also informs about the instance ID of UVM class handles and suggests the zero simulation time write/read operation because it bypasses the normal bus path and opt the path which takes only one RTL clock cycle. RAL assures the correct mapping of address and it is also independent of test cases.
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